

UNIT -1

UNIT I INTRODUCTION TO MOS TRANSISTOR

Part – A

1.What is Moore's law?

Moore's law states that the number of transistor would double every 18 months.

2.What is CMOS technology?

Complementary Metal Oxide Semiconductor (CMOS)in which both n-channel MOS and p-channel MOS are fabricated in the same IC.

3.What are the advantages of CMOS over NMOS technology ?

In CMOS technology the aluminum gates of the transistor are replaced by poly silicon gate.

The main advantage of CMOS over NMOS is low power consumption. In CMOS technology the device sizes can be easily scalable than NMOS.

4.What are the advantages of CMOS technology ?

- Low power consumption.
- High performance.
- Scalable threshold voltage.
- High noise margin.
- Low output drive current.

5.What are the disadvantages of CMOS technology ?

Low resistance to produce deviations and temperature changes.
Low switching speed at large values of capacitive loads.

6.What is design rule ?

Design rules are the communication link between the designer specifying requirements and the fabricator who materializes them. The design rule conform to a set of geometric constraints or rule specify the minimum allowable line widths for physical objects on-chip such as metal and poly silicon interconnects or diffusion area, minimum feature dimensions and minimum allowable separations between two layers.

7.What is stick diagram ?

Stick diagram are the key element of designing a circuit used to convey layer information through the use of a color code .

8.What is micron design rule?

Micron rules specify the layout constraints such as minimum feature sizes and minimum allowable feature separations are stated in terms of absolute dimensions in micrometers.

9.What is Lambda design rule?

Lambda rule specify the layout constraints such as minimum feature sizes and minimum allowable feature separations are stated in terms of a single parameter (λ) and thus allow linear, proportional scaling of all geometrical constraints.

10.What is DRC ?

Design Rule Check program looks for design rule violations in the layout. It checks for minimum spacing and minimum size and ensures that combinations of layers from legal components.

11.Mention MOS transistor characteristics ?

Metal Oxide Semiconductor is a three terminal device having source, drain and gate. The resistance path between the drain and the source is controlled by applying a voltage to the gate.

The Normal conduction characteristics of an MOS transistor can be categorized as cut-off region Non saturated region and saturated region.

12. Compare NMOS and PMOS ?

NMOS	PMOS
The majority carriers are electron	The majority carriers are holes
Positive voltage is applied at the gate terminal	A negative voltage is applied at the gate terminal
NMOS conducts at logic 1	PMOS conducts at logic 0
Mobility of electron is high	Mobility of electron is low
Switching speed is high	Switching speed is low

13. Compare enhancement and depletion mode devices ?

ENHANCEMENT TYPE MOSFET	DEPLETION TYPE MOSFET
1. Enhancement-mode device is equivalent to a normally open (off) switch	channel exists even with zero voltage from gate to source. In order to control the channel a negative voltage is applied to the gate
2. No conducting channel between source and drain unless a positive voltage is applied	Depletion-mode device is equivalent to a normally closed (on) switch

14. What is threshold voltage ?

It is defined as the minimum voltage at which the device starts conduction (ie) turns on.

15. What are different operating modes of MOS transistor ?

Accumulation mode

Depletion mode

Inversion mode

16. What is accumulation mode?

When the gate to source voltage (V_{gs}) is much less than the threshold voltage (V_t) then it is termed as the accumulation mode. There is no conduction between source and drain. The device is turned off.

17. What is depletion mode ?

When the gate to source voltage (V_{gs}) is increased greater than the threshold voltage (V_t) the electrons are attracted towards the gate while the holes are repelled causing a depletion region under the gate. This is called depletion mode.

18. What is inversion mode ?

When V_{gs} is raised above the V_t the electrons are attracted to the gate region. Under such a condition the surface of the underlying p-type silicon is said to be inverted to n-type, and provides a conduction path between a source and drain. The device is turned on. This is called inversion mode.

19. What are three operating regions of MOS transistor ?

cut-off region

Non saturated region

saturated region.

20. What is cut-off region ?

The region where the current flow is essentially zero is called cut-off region.

(ie) $I_{ds}=0$, $V_{gs} \leq V_t$.

21. What is Non-saturated region ?

Weak inversion region where the drain current is dependent on the gate and the drain voltage is called non saturated region

(ie) $0 < V_{ds} < V_{gs} - V_t$

22. What is saturated region ?

Channel is strongly inverted and the drain current flow is ideally independent of the drain-source voltage is called saturated region.

(ie) $0 < V_{gs} - V_t < V_{ds}$

23. What is body effect ?

The threshold voltage V_t is constant with respect to voltage difference between source and the substrate is called body effect.

24. Define threshold voltage for a MOSFET?

The threshold voltage of a MOSFET is usually defined as the gate voltage where an inversion layer forms at the interface between the insulating layer (oxide) and the substrate (body) of the transistor.

26. What are the specifications of MOSFET ?

Breakdown voltages

Forward transconductance Drain to source on resistance Switching characteristics

Zero gate voltage drain current, I_{dss} Input capacitance, C_{iss}

28. What are the different generations of integrated circuits ?

SSI (Small Scale Integration)

MSI (Medium Scale Integration)

LSI (Large Scale Integration)

VLSI (Very Large Scale Integration)

29. What are the major advantages of IC ?

Size is less

high speed

low power consumption

30. What is the objective of layout rules ?

To build reliably functional circuits in as small an area as possible.

To provide a necessary communication link circuit designer and process engineer during manufacturing.

To obtain a circuit with optimum yield in smallest possible area.

31. Define DRC ?

Design Rule Check program looks for design rule violations in the layout. It checks for

minimum spacing and minimum size and ensures that combinations of layers from legal

components.

32. Illustrate micron design rule?

Micron rules specify the layout constraints such as minimum feature sizes and minimum

allowable feature separations are stated in terms of absolute dimensions in micrometers.

33. Define layout rules?

Layout rules can be used as a prescription for preparing the photomasks that are used in the fabrication of integrated circuits

34. Illustrate bird's beak effect?

The lateral space required to transition from thick to thin oxide is called as bird's beak effect.

35. Explain about equipotential wells?

When all wells at the same voltage level is called as equipotential wells.

38. Infer transistor rules?

CMOS transistor is defined by 4 physical masks. These are active, n-select, p-select, polysilicon. The rules related to placing these masks will come under transistor rules

39. define active mask?

The active mask defines all areas where either n or p type diffusion is to be placed or where the gates of transistors are to be placed.

40. Predict how NMOS transistors are created?

The n-diffusion areas inside p-well regions defines NMOS transistor.

41. Define well rules

The design rules which defines where the n-well and p-well is to be placed and it also gives the space between other elements is called as well rules.

PART –B (16 Marks)

1. Discuss in detail with a neat layout, the design rules for a CMOS inverter.
2. Discuss in detail with necessary equation the operation of MOSFET and its current voltage characteristics.
3. Draw and explain the D.C and transfer characteristics of a CMOS inverter with a necessary conditions for the different regions of operation.
4. Discuss the principle of constant field scaling and also write its effect on device characteristics.
5. Explain the small signal model of MOS transistors with neat diagram and expression.
6. Draw the stick diagram and layout of a NMOS inverter.

UNIT -2

UNIT II COMBINATIONAL MOS LOGIC CIRCUITS

PART -A

1. Define Elmore delay model ?

It is an analytical method used to estimate the RC delay in a network. Elmore delay model estimates the delay of a RC ladder as the sum over each node in the ladder of the resistance R_{n-1} between that node and a supply multiplied by the capacitor on the nodes.

2. What are the general properties of Elmore delay model?

General property of Elmore delay model network has Single input node

All the capacitors are between a node and ground Network does not contain any resistive loop

3. What are the types of power dissipation ?

Static power dissipation (due to leakage current when the circuit is idle). Dynamic power dissipation (when the circuit is switching) and Short -circuit power dissipation during switching of transistors.

4. What is static power dissipation ?

Power dissipation due to leakage current when the idle is called the static power dissipation. Static power due to

Sub - threshold conduction through OFF transistors Tunneling current through gate oxide

Leakage through reverse biased diodes contention current in radioed circuits.

5. What is Dynamic power dissipation ?

Power dissipation is due to circuit switching to charge and discharge the output load capacitance at a particular node at operating frequency is called Dynamic power dissipation.

The Dynamic power dissipation at a particular output node is given by

$$P_d = C_L V_{dd}^2 f_{clk} \cdot a$$

Where, C_L = load capacitance ; a = activity factor ; V_{dd} = power supply ;

f_{clk} = operating frequency

6. What are the methods to reduce dynamic power dissipation ?

1. Reducing the product of capacitance and its switching frequency .
2. Eliminate logic switching that is not necessary for computation.
3. Reduce activity factor Reduce supply voltage

7. What are the methods to reduce static power dissipation ?

1. By selecting multi threshold voltages on circuit paths with low- V_t transistors while leakage on other paths with high- V_t transistors.
2. By using two operating modes, active and standby for each function blocks.
3. By adjusting the body bias (i.e) adjusting FBB (Forward Body Bias) in active mode to increase performance and RBB (Reverse Body Bias) in standby mode to reduce leakage.
4. By using sleep transistors to isolate the supply from the block to achieve significant leakage power savings.

8. What is short circuit power dissipation ?

During switching, both NMOS and PMOS transistors will conduct simultaneously and provide a direct path between V_{dd} and the ground rail resulting in short circuit power dissipation

9. Define design margin ?

The additional performance capability above required standard basic system parameters that may be specified by a system designer to compensate for uncertainties is called design margin. Design margin required as there are three sources of variation- two environmental and one manufacturing.

10. Write the applications of transmission gate ?

Multiplexing element of path selector
A latch element
An unlock switch

Act as a voltage controlled resistor connecting the input and output.

11. What is pass transistor?

It is a MOS transistor, in which gate is driven by a control signal the source (out), the drain of the transistor is called constant or variable voltage potential(in) when the control signal is high, input is passed to the output and when the control signal is low, the output is floating topology such topology circuits is called pass transistor.

12. List the advantages of pass transistor?

Pass transistor logic (PTL) circuits are often superior to standard CMOS circuits in terms

of layout density, circuit delay and power consumption.

They do not have path VDD to GND and do not dissipate standby power (static power dissipation).

13. What is transmission gate ?

The circuit constructed with the parallel connection of PMOS and NMOS with shorted drain and source terminals. The gate terminal uses two select signals s and \bar{s} , when s is high then the transmission gates passes the signal on the input. The main advantage of transmission gate is that it eliminates the threshold voltage drop.

14. Why low power has become an important issue in the present day VLSI circuit realization?

In deep submicron technology the power has become as one of the most important issue because of:

Increasing transistor count; the number of transistor is getting doubled in every 18 months based on Moore's law

higher speed of operation; the power dissipation is proportional to clock frequency greater device leakage current; in nanometer technology the leakage component become a significant percentage of the total power and the leakage current increases at a faster rate than dynamic power in technology generations.

15. what are the various ways to reduce the delay time of a CMOS inverter ?

Various ways for reducing the delay time are given below:

a) the width of the MOS transistor can be increased to reduce delay. this is known as gate sizing, which will be discussed later in more details.

b) the load capacitance can be reduced to reduce delay. this is achieved by using transistor of smaller and smaller dimension by feature generation technology.

c) delay can also be reduced by increasing the supply voltage V_{dd} and/or reducing the threshold voltage V_t of the MOS transistors

16. Explain the basic operation of a 2- phase dynamic circuit/

the operation of the circuit can be explained using precharge logic in which the output is precharged to HIGH level during Φ_2 clock and the output is evaluated during Φ_1 clock.

17. what makes dynamic CMOS circuits faster than static CMOS circuits ?

As MOS dynamic circuits require lesser number of transistor and capacitance is to be driven by it. this makes MOS dynamic circuits faster.

18. what is glitching power dissipation?

Because of finite delay of the gates used to realize boolean functions, different signals cannot reach the inputs of a gate simultaneously. this leads to spurious transition at the output before it settles down to its final value. the spurious transitions leads to charging and discharging of the outputs

causing glitching power dissipation. It can be minimized by having balanced realization having same delay at the inputs.

19. List various sources of leakage currents?

Various source of leakage currents are listed below:

I1=Reverse-bias p-n junction diode leakage current.

I2=band-to-band tunneling current

I3=Subthreshold leakage current

I4=Gate oxide tunneling current

I5=Gate current due to hot carrier junction

I6=Channel punch through

I7=Gate induced drain leakage current

20. Compare and contrast clock gating versus power gating approaches.

Clock gating minimizes dynamic power by stopping unnecessary transitions, but power gating minimizes leakage power by inserting a high V_t transistor in series with low V_t logic blocks.

21. Give the examples of combinational logic design?

1. Parity generator

2. Bus arbitration Logic

3. Multiplexer

22. what are the various ways to reduce the delay time of a CMOS inverter ?

Various ways for reducing the delay time are given below: a) the width of the MOS transistor can be increased to reduce delay. This is known as gate sizing, which will be discussed later in more details. b) the load capacitance can be reduced to reduce delay. This is achieved by using transistor of smaller and smaller dimension by

feature generation technology. c) delay can also be reduced by increasing the supply voltage V_{dd} and/or reducing the threshold voltage V_t of the MOS transistors

23. Compare and contrast clock gating versus power gating approaches.

Clock gating minimizes dynamic power by stopping unnecessary transitions, but power gating minimizes leakage power by inserting a high V_t transistor in series with low V_t logic blocks.

24. What is meant by complex logic gates?

CMOS can be used to implement other complex logic operations such as two input NAND gate, 3 input NAND gate, 2 input NOR gate, 3 input NOR gate and other compound logic operations.

25. Give the requirement of bus arbitration logic?

It requires one diffusion path and no switches. It requires two diffusion paths and two switches

26. What is pull up device?

A device connected so as to pull the output voltage to the upper supply voltage usually V_{dd} is called pull down device

27. Define Elmore delay model ?

It is an analytical method used to estimate the RC delay in a network. Elmore delay model estimates the delay of a RC ladder as the sum over each node in the ladder of the resistance R_{n-1} between that node and a supply multiplied by the capacitor on the nodes. $t_{pd} = \sum_i R_{n-1} C_i = \sum_{i=1}^N C_i \sum_{j=1}^i R_j$

28. What are the general properties of Elmore delay model?

General property of Elmore delay model network has

- Single input node
- All the capacitors are between a node and ground

□ Network does not contain any resistive loop

29. What is the formula for calculating the Elmore delay?

the elmore delay is a fitting metric for RC trees. Delay at node K is $0.69 \sum_{j=1}^N C_j R_{jk}$

Where N= number of capacitive nodes in the network

R_{jk} is the resistance of portion of the path between the input

30. Write the applications of elmore delay?

Elmore delay is used to compute signal delays for both analog and digital circuit interconnects. The elmore delay formula is useful for analyzing wires and to approximate the propagation delay of complex transistor networks.

31. What is pass transistor?

It is a MOS transistor, in which gate is driven by a control signal the source (out), the

drain of the transistor is called constant or variable voltage potential(in) when the control signal

is high, input is passed to the output and when the control signal is low, the output is floating

topology such topology circuits is called pass transistor.

32. What is transmission gate ?

The circuit constructed with the parallel connection of PMOS and NMOS with shorted drain and source terminals. The gate terminal uses two select signals s and \bar{s} , when s is high than the transmission gates passes the signal on the input. The main advantage of transmission gate is that it eliminates the threshold voltage drop

33. What are the types of static CMOS design?

1. Bubble pushing

2. Compound gates

3. Assymmetric gates

4. Skewed gates

5. P/N Ratios

34. What is static CMOS design?

Static CMOS design is most widely used logic style. The static CMOS style is an extension of the static CMOS inverter to the multiple inputs.

35. Give the advantages of static CMOS design?

The major advantage of CMOS structure is Robustness, Low sensitivity to the noise, good performance and low power consumption with no static power dissipation.

36. List the advantages of pass transistor?

Pass transistor logic (PTL) circuits are often superior to standard CMOS circuits in terms

of layout density, circuit delay and power consumption.

They do not have path VDD to GND and do not dissipate standby power (static power

dissipation).

37. what makes dynamic CMOS circuits faster than static CMOS circuits ?

As MOS dynamic circuits require lesser number of transistor and capacitance is to be driven by it. This makes MOS dynamic circuits faster.

38. Why low power has become an important issue in the present day VLSI circuit realization?

In deep submicron technology the power has become as one of the most important issue because of: Increasing transistor count; the number of transistors is getting doubled in every 18 months based on Moore's Law Higher speed of operation; the power dissipation is proportional to the clock frequency Greater device

leakage currents; In nanometer technology the leakage component becomes a significant percentage of the total power and the leakage current increases at a faster rate than dynamic power in technology generations.

39. What are the methods to reduce static power dissipation ?

1. By selecting multi threshold voltages on circuit paths with low-V_t transistors while

leakage on other paths with high-V_t transistors.

2. By using two operating modes, active and standby for each function blocks.

3. By adjusting the body bias (i.e) adjusting FBB (Forward Body Bias) in active mode to

increase performance and RBB (Reverse Body Bias) in standby mode to reduce leakage.

4. By using sleep transistors to isolate the supply from the block to achieve significant

leakage power savings

40. Write the features of CMOS Domino Logic?

These structures occupy small area compared with conventional logic structure Parasitic capacitance is to be small to increase the speed. Each gate can make one logic 1 to logic transition.

41. What is meant by P/N ratio in static CMOS design?

The ratio of PMOS to NMOS transistor width is called P/N ratio for the logic gate. The mobility ratio is 2. which is the best ratio giving least delay

42. Why we are going for dynamic circuits?

Dynamic circuits overcome the drawbacks of ratioed circuits by the use of clocked pull-up transistor.

43. List the drawbacks of ratioed circuits

- i) reduced input capacitance
- ii) slow rising transitions
- iii) contention on the falling transitions
- iv) static power dissipation
- v) non-zero V_{ol}

44. What are the logics followed by the ratioed logic?

- i) Pseudo- nMOS logic
- ii) Ganged CMOS logic
- iii) Source follower pull-up logic
- iv) Cascade voltage switch logic

45. why clocked logic structures are introduced?

to incorporate latches / interface with other forms of logic

46. what happen during pre-charge mode

the output of the n-type dynamic gate is charged up to V_{dd} , & the output of the inverter is set to 0.

47. what happen during evaluation mode

the dynamic gate conditionally discharges, & the output of the inverter makes a conditional transition from 0 to 1

PART – B

1. Discuss in detail about the ratioed circuit and dynamic circuit CMOS logic configurations
2. Describe the basic principle of operation of dynamic CMOS ,domino and NP domino logic with neat diagrams.

3. Explain the static and dynamic power dissipation in CMOS circuits with necessary diagrams and expressions.
4. Discuss the design techniques to reduce switching activity in a static and dynamic CMOS circuits.
5. Briefly discuss about the classification of circuit families and comparison of circuit families.

UNIT -3

UNIT III SEQUENTIAL CIRCUIT DESIGN

PART – A

1.What are the classification of CMOS circuit families ?

Static CMOS circuits.

Dynamic CMOS circuits.

Ratioed circuits.

Pass-transistor circuits.

2.What is the characteristics of Static CMOS design ?

A static CMOS circuit is a combination of two networks – the pull-up network (PUN) and the pull-down network (PDN) in which at every point in time, each gate output is connected to either VDD or VSS via a low resistance line.

3.List the important properties of Static CMOS design ?

At any instant of time, the output of the gate is directly connected to VDD and VSS. The function of the PUN is provide a connection between the output and VDD.

The function of the PDN is provide a connection between the output and VSS .

Both PDN and PUN are constructed in mutually exclusive way such that one and only one of the networks is conducting in steady state. That is, the output node is always a low-impedance node in steady state.

4.What is Dynamic CMOS logic ?

Dynamic circuits rely on the temporary storage of signal values on the capacitance of high impedance node.

Requires only $N+2$ transistors. Takes a sequence of precharge and conditional evaluation phases to realizes logic functions.

5.What are the properties of Dynamic logic ?

Logic function is implemented by pull-down network only. Full swing outputs ($V_{OL} = GND$ and $V_{OH} = V_{DD}$).

Non-ratioed.

Faster switching speeds. Needs precharge clock.

6.What are the disadvantages of dynamic CMOS technology ?

A fundamental difficulty with dynamic circuits is a loss of noise immunity and a serious timing restriction on the inputs of the gate.

Violate monotonicity during evaluation phase.

7.What is CMOS Domino logic ?

A static CMOS inverter placed between dynamic gates which eliminate the monotonicity problem in dynamic circuits are called CMOS Domino logic.

8.What is called static and dynamic sequencing element ?

A sequencing element with static storage employs some sort of feedback to retain its output value indefinitely.

A sequencing element with dynamic storage generally maintain its value as charge on a capacitor that will leak away if not refreshed for a long period of time.

9.What is clock skew ?

In reality clocks have some uncertainty in their arrival times that can cut into the time available for useful computation is called clock skew.

10. What are synchronizers ?

Synchronizers are used to reduce metastability. The synchronizers ensure synchronization between asynchronous input and synchronous system.

11. What is the difference between mealy and moore state machines?

In the mealy state machine we can calculate the next state and output both from the input and state. But in the moore state machine we can calculate only next state but not output from the input and the state and the output is issued according to next state.

12. Define propagation delay and contamination delay?

Propagation delay(t_{pd}): The amount of time needed for a change in a logic input to result in a permanent change at an output, that is the combinational logic will not show any further output changes in response to an input change after time t_{pd} units

contamination delay(t_{cd}): The amount of time needed for a change in a logic input to result in an initial change at an output, that is the combinational logic is guaranteed not to show any output change in response to an input change before t_{cd} time units have passed.

13. Define Setup time and Hold time.

Setup time (t_{setup}): The amount of time before the clock edge that data input D must be stable the rising clock edge arrives.

Hold time (t_{hold}): This indicates the amount of time after the clock edge arrives the data input D must be held stable in order for FF to latch the correct value. Hold time is always measured from the rising clock edge to a point after the clock edge.

14. Difference between latches and Flip-Flop.

15. Explain about pipelining

Pipelining is a popular design technique often used to accelerate the operation of the data path in digital processors. The major advantages of pipelining are to reduce glitching in complex logic networks and getting lower energy due to operand isolation.

16. How the limitations of a ROM-based realization is overcome in a PLA-based realization.

In a ROM, the encoder part is only programmable and use of ROMs to realize Boolean functions is wasteful in many situations because there is no cross-connect for a significant part. This wastage can be overcome by using Programmable Logic Array (PLA), which requires much lesser chip area.

17. In what way the DRAMs differ from SRAMs?

Both SRAMs and DRAMs are volatile in nature, i.e. Information is lost if power line is removed. However SRAMs provide high switching speed, good noise margin but require large chip area than DRAMs.

18. Explain the read and write operations for a one-transistor DRAM cell.

A significant improvement in the DRAM evolution was to realize 1-T1R1 DRAM cell. One additional capacitor is explicitly fabricated for storage purpose. To store '1', it is charged to store '0' it is discharged to '0' volt. Read operation is destructive. Sense amplifier is needed for reading. Read operation is followed by restoration operation.

19. What is MTBF ?

$$MTBF = (1/P(\text{failure})) = (T_i e^{(T_i - t_{\text{setup}}/t_i)} / N_{\text{to}})$$

20. What do you mean by Max delay constraint and Min delay constraint ?

Min delay constraint: the path begins with the rising edge of the clock triggering F1. The data may begin to change at Q1 after a clk-to-Q contamination delay. However, it must not reach D2 until at least the hold after the clock edge, lest it corrupt the contents of F2. Hence, we solve for minimum logic contamination delay :

$t_{cd} \geq t_{hold} - t_{ccq}$

Max delay constraint : the path begins with the rising edge of the clock triggering F1. The data must propagate to the output of the flipflop Q1 and through the combinational logic to D2, setting up at F2 before the next rising clock edge. Under ideal conditions, the worst case propagation delays determine the minimum clock period for this sequential circuitry

$T_c \geq t_{pcq} + t_{pd} + t_{setup}$.

21. List the advantages of differential flip flops.

1. Differential flip-flops accepts true and complementary inputs and produces true and complementary outputs.
2. They are build from a clocked sense amplifier so they can rapidly respond to small differential input voltages, while they are larger than an ordinary signal ended flip-flops having an extra inverter to produce the complementary output.
3. They work well with low swing inputs such as register file bit lines and low swing busses.
4. Differential sense amplifier flip-flop receiving differential inputs and producing differential output.
5. The performance of differential flip-flops will be degraded if the input signals are not synchronous

22. What is the characteristics of Static CMOS design ?

A static CMOS circuit is a combination of two networks – the pull-up network (PUN) and the pull-down network (PDN) in which at every point in time, each gate output is connected

23. What are synchronizers?

Synchronizers are used to reduce metastability. The synchronizers ensure synchronization between asynchronous input and synchronous system.

24. Define propagation delay and contamination delay?

Propagation delay(t_{pd}): The amount of time needed for a change in a logic input to result in a permanent change at an output, that is the combinational logic will not show any further output changes in response to an input change after time t_{pd} units

contamination delay: The amount of time needed for a change in a logic input to result in an initial change at an output, that is the combinational logic is guaranteed not to show any output change in response to an input change before t_{cd} time units have passed. until at least the hold after the clock edge, lest it corrupt the contents of FF. Hence, we solve for minimum logic contamination delay : $t_{cd} \geq t_{hold} - t_{cq}$

25. What is clock skew ?

In reality clocks have some uncertainty in their arrival times that can cut into the time available for useful computation is called clock skew.

26. Define Setup time and Hold time.

Setup time (t_{setup}): The amount of time before the clock edge that data input D must be stable the rising clock edge arrives.

Hold time (t_{hold}): This indicates the amount of time after the clock edge arrives the data input D must be held stable in order for FF to latch the correct value. Hold time is always measured

PART – B

1. Write a brief note on sequencing dynamic circuits.
2. Explain in detail about the principle concepts used in sequential circuits.
3. Explain about pipeline concept in detail.
4. Discuss in detail about Schmitt trigger.
5. Illustrate the principles of monostable sequential circuit.
6. Discuss in detail about Astable sequential circuit.
7. Explain about sunchronous design in detail.

UNIT – 4

UNIT IV DESIGN OF ARITHMETIC BUILDING BLOCKS AND SUBSYSTEM

PART – A

1.How path can be implemented in VLSI system?

A data path is best implemented in a bit –sliced fashion. A single layout is used respectively for every bit in the data word. This regular approach eases the design effort and results in fast and dense layouts.

2.Comment on performance of ripple carry adder.

A ripple carry adder has a performance that is linearly proportional to the number of bits. Circuit optimizations concentrate on reducing the delay of the carry path. A number of circuit topologies exist providing that careful optimization of the circuit topology and the transistor sizes helps to reduce the capacitance on the carry bit.

3.What is the logic of adder for increasing its performance ?

Other adder structures use logic optimizations to increase the performance (carry bypass, carry select, carry lookahead). Performance increase comes at the cost area.

4.What is multiplier circuit ?

A multiplier is nothing more than a collection of cascaded adders. Critical path is far more complex and optimizations are different compared to adders.

5.Which factors dominate the performance of programmable shifter ?

The performance and the area of a programmable shifter are dominated by the wiring.

6.What is meant by data path ?

A datapath is a functional units, such as arithmetic logic units or multipliers, that perform data processing operations, registers and buses. Along with the control unit it composes the central processing unit.

7. Write down the expression for worst-case delay for RCA.

$$t = (n-1)t_c + t_s$$

8. Write down the expression to obtain delay for N-bit carry bypass adder.

$$t_{adder} = t_{setup} + M t_{carry} + (N/M - 1) t_{bypass} + (M - 1) t_{carry} + t_{sum}$$

9. Define Braun multiplier.

The simplest multiplier is the Braun multiplier. All the partial products are computed in parallel, and then collected through a cascade of Carry Save Adders. The completion time is limited by the depth of the carry save array, and by the carry propagation in the adder. This multiplier is suitable for positive operands.

10. Why we go to Booth's algorithm ?

Booth algorithm is a method that will reduce the number of multiplicand multiples. For a given number of ranges to be represented, a higher representation radix leads to fewer digits.

11. List the different types of shifter.

Array shifter
Barrel shifter

Logarithm shifter

12. What is equality detector?

It is a circuit which is used to compare 2 numbers of n-bit words. If inputs are equal then output = 1 otherwise output = 0.

13. What is priority encoder?

The circuit which is used to examine the input bits and produces an output which indicates the position of the highest priority logic. 1 bit is known as priority encoder.

14. In shift register, how the rotation is specified?

n-bit rotation is specified by using the control word R0-n and L/R bit defines a left or right shifting.

15. What is latch circuit?

It is a circuit which can receive and hold an input data.

16. What is the roll of TG in D-latch.

TG is added at the input side, then the circuit will get the ability to control the data.

17. What is register?

The circuit which is used to store a word is known as register.

18. What is CPL?

CPL means complementary pass transistor logic.

19. What is schooming process?

In this process, Vdd voltage is varied from 3 to 6 volts, while varying the tested cycle time.

20. What are the types of routing?

There are two types of routing

1.Global routing

2.Detailed routing

21. Give the reason for Why CLA has large area than RCA?

The area of CLA is larger than the area of ripple carry adder for particular input. This is because of the computations are performed in parallel manner which requires a large number of gates and results in larger area.

22. What is floor planning?

It deals with the placement of the logic block into the overall design.

23. Specify the building blocks of serial adder.

4 bit adder

4 bit binary up counter

2:1 mux

D flip flop

24. Give the disadvantages of carry select adder.

Hardware cost is increased because each bit addition is done two time one is with input of $c_{in}=0$ and other is $c_{in}=1$.

PART – B

1.Explain the structure of booth multiplier and list its advantages.

2.Design a 3 bit barrel shifter

3.what is 4*4 carry save multiplier. Calculate its critical path delay

4.Explain the following circuits 1. Data path circuit 2. Any one adder circuit

5.Explain with neat diagram baugh-wooley multiplier

6.Explain ripple carry adder.

7.describe about carry look-ahead adder and its carry generation and propogation.

UNIT – 5

UNIT V IMPLEMENTATION STRATEGIES AND TESTING

PART – A

1. Differentiate between channeled and channel less gate array.

Channeled gate array	Channel less gate array
Only the interconnect is customized	Only the top few mask layers are customized
The interconnect uses predefined spaces between rows of base cells	No predefined areas are set aside for routing between cells.
Routing is done using spaces	Routing is done using the area of transistors unused
Logic density is less	Logic density is higher

2. What are the different levels of design abstraction at physical design.

Architectural or functional unit

Register Transfer-level (RTL) Logic level

Circuit level

3. What are macros.

The logic cells in a gate-array are often called macros.

4. What are programmable Interconnects ?

In a PAL, the device is programmed by changing the characteristics of the switching element. An alternative would be to program the routing.

5.What are the types of programmable devices ?

Types of programmable devices are Programmable logic structure Programmable Interconnect Reprogrammable Gate Array

6.What are the characteristics of FPGA ?

None of the mask layers are customized

A method of programming the basic logic cells and the interconnect.

The core is a array of programmable basic logic cells that can implement combinational

as well as sequential logic (flipflops).

A matrix of programmable interconnect surrounds the basic logic cells . Design turn around is a few hours.

7.What is programmable logic array ?

A programmable logic array (PLA) is a programmable device used to implement combinational logic circuits. The PLA has a set of programmable AND planes, which link to a programmable OR planes, which can then be conditionally complemented to produce an output. This layout allows for a large number of logic functions to be synthesized in the sum of products (sometimes product of sums) canonical forms.

8.What is meant by programmable logic plane ?

The programmable logic plane is programmable read only memory(PROM) array that allows the signals present on the devices pins to be routed to an output logic macro cell.

9.Give the application of PLA.

Design and testing of digital circuits.

10. What is the full custom ASIC design ?

In a Full custom ASIC, an engineer designs some or all of the logic cells, circuits or layout specifically for one ASIC. It makes sense to take this approach only if there are no suitable existing cell libraries available that can be used for the entire design.

11. What is FPGA ?

A Field Programmable Gate Array (FPGA) is a programmable logic device that supports implementation of relatively large logic circuits. FPGA can be used to implement a logic circuit with more than 20,000 gates whereas a CPLD can implement circuits of upto about 20,000 equivalent gates.

12. What are the different methods of programming of PALs ?

The programming of PALs is done in three ways:

1. Fusible links
2. UV-erasable EPROM
3. EEPROM(E2PROM) – Electrically Erasable Programmable ROM.

13. What is an antifuse ?

An antifuse is normally high resistance ($>100\text{M}\Omega$). on application of appropriate programming voltages, the antifuse is changed permanently to a low-resistance structure ($200\text{-}500\Omega$).

14. What are referred as megacells?

SRAM, MPEG Decoder etc are referred as megacells.

15. Define grid spacing in standard cell based design?

Grid spacing must be defined for each routing layer. It needs to be at least line-on-via and are usually via-on-via. The cell height must be a multiple of the horizontal grid spacing and the cell width must be a multiple of vertical grid spacing.

16. Define filler cells?

The filler cells are used to provide continuity for the VDD/GND rails and for n-well. It should be included in standard cell library.

Some manufacturers add their own version of filler cells into design when fabricating the chip. Sometimes it results in fabrication errors.

17. Mention the other names of structured gate array.

Structured gate array can also be called as embedded gate array or master slice or master image gate array. It combines some of the features of CBIC and MGA (Masked Gate Array)

In this array, some of the area is used for implementation of some specially designed embedded block.

18. Give the disadvantages of structured gate array.

The embedded function is fixed. For eg 32K bit memory is embedded in this GA. But customer needs only 16K bit memory. Then 16K memory will be wasted. But this is more efficient and cheaper than other gate array techniques.

19. List the 3 ways of programming of PAL.

- Fusible links programming
- UV-erasable EPROM programming
- EEPROM (e2ROM) programming

20. Explain about primitive cell.

The small element which is replicated to make the base array is known as base cell. It's other name is primitive cell.

21. List the types of port placement.

Each cell has i/o ports. There are 2 types of port placement. These are known as exterior placement and interior placement.

In Exterior placement, i/o ports are placed above and below VDD and Vss. In interior ports placement I/O ports are placed inside the cell.

PART – B

- 1.Explain the general architecture of FPGA and bring about different programmable blocks used.
- 2.write short note on programmable Logic Devices.
- 3.Write short notes on standard cell design and cell libraries.
- 4.Write the significance of PLA/FSM in VLSI design.
- 5.Explain the programmable interconnects and I/O blocks used in FPGA.